ld
Load doubleword
For RV64, load 64 bits of data into register xd from an
address formed by adding xs1 to a signed offset.
<% if ext?(:Zilsd) %>
For RV32, Loads a 64-bit value into registers xd and xd+1.
The effective address is obtained by adding
register xs1 to the sign-extended 12-bit offset.
<% end %>
Decode Variables
-
RV32
-
RV64
Bits<12> imm = $encoding[31:20];
Bits<5> xs1 = $encoding[19:15];
Bits<5> xd = $encoding[11:7];Bits<12> imm = $encoding[31:20];
Bits<5> xs1 = $encoding[19:15];
Bits<5> xd = $encoding[11:7];Execution
-
IDL
-
Sail
XReg virtual_address = X[xs1] + $signed(imm);
if (xlen() == 32) {
if (implemented?(ExtensionName::Zilsd)) {
Bits<64> data = read_memory<64>(virtual_address, $encoding);
X[xd] = data[31:0];
X[xd + 1] = data[63:32];
} else {
raise(ExceptionCode::IllegalInstruction, mode(), $encoding);
}
} else {
X[xd] = read_memory<64>(virtual_address, $encoding);
}{
let offset : xlenbits = sign_extend(imm);
/* Get the address, X(xs1) + offset.
Some extensions perform additional checks on address validity. */
match ext_data_get_addr(xs1, offset, Read(Data), width) {
Ext_DataAddr_Error(e) => { ext_handle_data_check_error(e); RETIRE_FAIL },
Ext_DataAddr_OK(vaddr) =>
if check_misaligned(vaddr, width)
then { handle_mem_exception(vaddr, E_Load_Addr_Align()); RETIRE_FAIL }
else match translateAddr(vaddr, Read(Data)) {
TR_Failure(e, _) => { handle_mem_exception(vaddr, e); RETIRE_FAIL },
TR_Address(paddr, _) =>
match (width) {
BYTE =>
process_load(xd, vaddr, mem_read(Read(Data), paddr, 1, aq, rl, false), is_unsigned),
HALF =>
process_load(xd, vaddr, mem_read(Read(Data), paddr, 2, aq, rl, false), is_unsigned),
WORD =>
process_load(xd, vaddr, mem_read(Read(Data), paddr, 4, aq, rl, false), is_unsigned),
DOUBLE if sizeof(xlen) >= 64 =>
process_load(xd, vaddr, mem_read(Read(Data), paddr, 8, aq, rl, false), is_unsigned),
_ => report_invalid_width(__FILE__, __LINE__, width, "load")
}
}
}
}