B Extension
Versions
- 1.0.0
-
- State
-
ratified
- Ratification date
-
2024-04
- Ratification document
-
https://drive.google.com/file/d/1SgLoasaBjs5WboQMaU3wpHkjUwV71UZn/view
Synopsis
Bit 1 of the misa register encodes the presence of the B standard extension. When misa.B is 1, the implementation supports the instructions provided by the Zba, Zbb, and Zbs extensions. When misa.B is 0, it indicates that the implementation may not support one or more of the Zba, Zbb, or Zbs extensions.
Instructions
The following instructions are affected by this extension:
AND with inverted operand |
|
OR with inverted operand |
|
Byte-reverse register (RV64 encoding) |
|
Rotate left (Register) |
|
Rotate left word (Register) |
|
Rotate right (Register) |
|
Rotate right (Immediate) |
|
Rotate right word (Immediate) |
|
Rotate right word (Register) |
|
Exclusive NOR |
|
Add unsigned word |
|
Shift unsigned word left by 1 and add |
|
Shift left by 1 and add |
|
Shift unsigned word left by 2 and add |
|
Shift left by 2 and add |
|
Shift unsigned word left by 3 and add |
|
Shift left by 3 and add |
|
Shift left unsigned word (Immediate) |
|
Count leading zero bits |
|
Count leading zero bits in word |
|
Count set bits |
|
Count set bits in word |
|
Count trailing zero bits |
|
Count trailing zero bits in word |
|
Maximum |
|
Unsigned maximum |
|
Minimum |
|
Unsigned minimum |
|
Bitware OR-combine, byte granule |
|
Sign-extend byte |
|
Sign-extend halfword |
|
Single-Bit clear (Register) |
|
Single-Bit clear (Immediate) |
|
Single-Bit extract (Register) |
|
Single-Bit extract (Immediate) |
|
Single-Bit invert (Register) |
|
Single-Bit invert (Immediate) |
|
Single-Bit set (Register) |
|
Single-Bit set (Immediate) |