pmpcfg10

PMP Configuration Register 10

PMP entry configuration

Attributes

Defining Extension

  • Smpmp, version >= 0

CSR Address

0x3aa

Length

32-bit

64-bit

Privilege Mode

M

Format

This CSR format changes dynamically.

svg
svg

Field Summary

Name Location Type Reset Value

pmp40cfg

7:0

RW-R
RO
UNDEFINED_LEGAL
0

pmp41cfg

15:8

RW-R
RO
UNDEFINED_LEGAL
0

pmp42cfg

23:16

RW-R
RO
UNDEFINED_LEGAL
0

pmp43cfg

31:24

RW-R
RO
UNDEFINED_LEGAL
0

pmp44cfg

39:32

RW-R
RO
UNDEFINED_LEGAL
0

pmp45cfg

47:40

RW-R
RO
UNDEFINED_LEGAL
0

pmp46cfg

55:48

RW-R
RO
UNDEFINED_LEGAL
0

pmp47cfg

63:56

RW-R
RO
UNDEFINED_LEGAL
0

Fields

pmp40cfg

Location

7:0

Description

PMP configuration for entry 40

The bits are as follows:

[separator="!",%autowidth]
!===
! Name ! Location ! Description

h! L ! 7 ! Locks the entry from further modification. Additionally, when set, PMP checks also apply to M-mode for the entry.
h! - ! 6:5 ! Reserved Writes shall be ignored.
h! A ! 4:3
a! Address matching mode. One of:

[when="PMP_GRANULARITY < 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NA4 (2) - Naturally aligned four-byte region

  • NAPOT (3) - Natrually aligned power of two
    + [when="PMP_GRANULARITY >= 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NAPOT (3) - Natrually aligned power of two

    [when="PMP_GRANULARITY >= 2"]
    Naturally aligned four-byte region, NA4 (2), is not valid (not needed when the PMP granularity is larger than 4 bytes).

    h! X ! 2 ! When clear, instruction fetchs cause an Access Fault for the matching region and privilege mode.
    h! W ! 1 ! When clear, stores and AMOs cause an Access Fault for the matching region and privilege mode.
    h! R ! 0 ! When clear, loads cause an Access Fault for the matching region and privilege mode.
    !===

    The combination of R = 0, W = 1 is reserved.

Type
RW-R
RO
Reset value
UNDEFINED_LEGAL
0

pmp41cfg

Location

15:8

Description

PMP configuration for entry 41

The bits are as follows:

[separator="!",%autowidth]
!===
! Name ! Location ! Description

h! L ! 15 ! Locks the entry from further modification. Additionally, when set, PMP checks also apply to M-mode for the entry.
h! - ! 14:13 ! Reserved Writes shall be ignored.
h! A ! 12:11
a! Address matching mode. One of:

[when="PMP_GRANULARITY < 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NA4 (2) - Naturally aligned four-byte region

  • NAPOT (3) - Natrually aligned power of two
    + [when="PMP_GRANULARITY >= 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NAPOT (3) - Natrually aligned power of two

    [when="PMP_GRANULARITY >= 2"]
    Naturally aligned four-byte region, NA4 (2), is not valid (not needed when the PMP granularity is larger than 4 bytes).

    h! X ! 10 ! When clear, instruction fetchs cause an Access Fault for the matching region and privilege mode.
    h! W ! 9 ! When clear, stores and AMOs cause an Access Fault for the matching region and privilege mode.
    h! R ! 8 ! When clear, loads cause an Access Fault for the matching region and privilege mode.
    !===

    The combination of R = 0, W = 1 is reserved.

Type
RW-R
RO
Reset value
UNDEFINED_LEGAL
0

pmp42cfg

Location

23:16

Description

PMP configuration for entry 42

The bits are as follows:

[separator="!",%autowidth]
!===
! Name ! Location ! Description

h! L ! 23 ! Locks the entry from further modification. Additionally, when set, PMP checks also apply to M-mode for the entry.
h! - ! 22:21 ! Reserved Writes shall be ignored.
h! A ! 20:19
a! Address matching mode. One of:

[when="PMP_GRANULARITY < 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NA4 (2) - Naturally aligned four-byte region

  • NAPOT (3) - Natrually aligned power of two
    + [when="PMP_GRANULARITY >= 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NAPOT (3) - Natrually aligned power of two

    [when="PMP_GRANULARITY >= 2"]
    Naturally aligned four-byte region, NA4 (2), is not valid (not needed when the PMP granularity is larger than 4 bytes).

    h! X ! 18 ! When clear, instruction fetchs cause an Access Fault for the matching region and privilege mode.
    h! W ! 17 ! When clear, stores and AMOs cause an Access Fault for the matching region and privilege mode.
    h! R ! 16 ! When clear, loads cause an Access Fault for the matching region and privilege mode.
    !===

    The combination of R = 0, W = 1 is reserved.

Type
RW-R
RO
Reset value
UNDEFINED_LEGAL
0

pmp43cfg

Location

31:24

Description

PMP configuration for entry 43

The bits are as follows:

[separator="!",%autowidth]
!===
! Name ! Location ! Description

h! L ! 31 ! Locks the entry from further modification. Additionally, when set, PMP checks also apply to M-mode for the entry.
h! - ! 30:29 ! Reserved Writes shall be ignored.
h! A ! 28:27
a! Address matching mode. One of:

[when="PMP_GRANULARITY < 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NA4 (2) - Naturally aligned four-byte region

  • NAPOT (3) - Natrually aligned power of two
    + [when="PMP_GRANULARITY >= 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NAPOT (3) - Natrually aligned power of two

    [when="PMP_GRANULARITY >= 2"]
    Naturally aligned four-byte region, NA4 (2), is not valid (not needed when the PMP granularity is larger than 4 bytes).

    h! X ! 26 ! When clear, instruction fetchs cause an Access Fault for the matching region and privilege mode.
    h! W ! 25 ! When clear, stores and AMOs cause an Access Fault for the matching region and privilege mode.
    h! R ! 24 ! When clear, loads cause an Access Fault for the matching region and privilege mode.
    !===

    The combination of R = 0, W = 1 is reserved.

Type
RW-R
RO
Reset value
UNDEFINED_LEGAL
0

pmp44cfg

pmp44cfg is only defined in RV64 (CSR[misa].MXL == 1)
Location

39:32

Description

PMP configuration for entry 44

The bits are as follows:

[separator="!",%autowidth]
!===
! Name ! Location ! Description

h! L ! 39 ! Locks the entry from further modification. Additionally, when set, PMP checks also apply to M-mode for the entry.
h! - ! 38:37 ! Reserved Writes shall be ignored.
h! A ! 36:35
a! Address matching mode. One of:

[when="PMP_GRANULARITY < 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NA4 (2) - Naturally aligned four-byte region

  • NAPOT (3) - Natrually aligned power of two
    + [when="PMP_GRANULARITY >= 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NAPOT (3) - Natrually aligned power of two

    [when="PMP_GRANULARITY >= 2"]
    Naturally aligned four-byte region, NA4 (2), is not valid (not needed when the PMP granularity is larger than 4 bytes).

    h! X ! 34 ! When clear, instruction fetchs cause an Access Fault for the matching region and privilege mode.
    h! W ! 33 ! When clear, stores and AMOs cause an Access Fault for the matching region and privilege mode.
    h! R ! 32 ! When clear, loads cause an Access Fault for the matching region and privilege mode.
    !===

    The combination of R = 0, W = 1 is reserved.

Type
RW-R
RO
Reset value
UNDEFINED_LEGAL
0

pmp45cfg

pmp45cfg is only defined in RV64 (CSR[misa].MXL == 1)
Location

47:40

Description

PMP configuration for entry 45

The bits are as follows:

[separator="!",%autowidth]
!===
! Name ! Location ! Description

h! L ! 47 ! Locks the entry from further modification. Additionally, when set, PMP checks also apply to M-mode for the entry.
h! - ! 46:45 ! Reserved Writes shall be ignored.
h! A ! 44:43
a! Address matching mode. One of:

[when="PMP_GRANULARITY < 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NA4 (2) - Naturally aligned four-byte region

  • NAPOT (3) - Natrually aligned power of two
    + [when="PMP_GRANULARITY >= 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NAPOT (3) - Natrually aligned power of two

    [when="PMP_GRANULARITY >= 2"]
    Naturally aligned four-byte region, NA4 (2), is not valid (not needed when the PMP granularity is larger than 4 bytes).

    h! X ! 42 ! When clear, instruction fetchs cause an Access Fault for the matching region and privilege mode.
    h! W ! 41 ! When clear, stores and AMOs cause an Access Fault for the matching region and privilege mode.
    h! R ! 40 ! When clear, loads cause an Access Fault for the matching region and privilege mode.
    !===

    The combination of R = 0, W = 1 is reserved.

Type
RW-R
RO
Reset value
UNDEFINED_LEGAL
0

pmp46cfg

pmp46cfg is only defined in RV64 (CSR[misa].MXL == 1)
Location

55:48

Description

PMP configuration for entry 46

The bits are as follows:

[separator="!",%autowidth]
!===
! Name ! Location ! Description

h! L ! 55 ! Locks the entry from further modification. Additionally, when set, PMP checks also apply to M-mode for the entry.
h! - ! 54:53 ! Reserved Writes shall be ignored.
h! A ! 52:51
a! Address matching mode. One of:

[when="PMP_GRANULARITY < 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NA4 (2) - Naturally aligned four-byte region

  • NAPOT (3) - Natrually aligned power of two
    + [when="PMP_GRANULARITY >= 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NAPOT (3) - Natrually aligned power of two

    [when="PMP_GRANULARITY >= 2"]
    Naturally aligned four-byte region, NA4 (2), is not valid (not needed when the PMP granularity is larger than 4 bytes).

    h! X ! 50 ! When clear, instruction fetchs cause an Access Fault for the matching region and privilege mode.
    h! W ! 49 ! When clear, stores and AMOs cause an Access Fault for the matching region and privilege mode.
    h! R ! 48 ! When clear, loads cause an Access Fault for the matching region and privilege mode.
    !===

    The combination of R = 0, W = 1 is reserved.

Type
RW-R
RO
Reset value
UNDEFINED_LEGAL
0

pmp47cfg

pmp47cfg is only defined in RV64 (CSR[misa].MXL == 1)
Location

63:56

Description

PMP configuration for entry 47

The bits are as follows:

[separator="!",%autowidth]
!===
! Name ! Location ! Description

h! L ! 63 ! Locks the entry from further modification. Additionally, when set, PMP checks also apply to M-mode for the entry.
h! - ! 62:61 ! Reserved Writes shall be ignored.
h! A ! 60:59
a! Address matching mode. One of:

[when="PMP_GRANULARITY < 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NA4 (2) - Naturally aligned four-byte region

  • NAPOT (3) - Natrually aligned power of two
    + [when="PMP_GRANULARITY >= 2"]

  • OFF (0) - Null region (disabled)

  • TOR (1) - Top of range

  • NAPOT (3) - Natrually aligned power of two

    [when="PMP_GRANULARITY >= 2"]
    Naturally aligned four-byte region, NA4 (2), is not valid (not needed when the PMP granularity is larger than 4 bytes).

    h! X ! 58 ! When clear, instruction fetchs cause an Access Fault for the matching region and privilege mode.
    h! W ! 57 ! When clear, stores and AMOs cause an Access Fault for the matching region and privilege mode.
    h! R ! 56 ! When clear, loads cause an Access Fault for the matching region and privilege mode.
    !===

    The combination of R = 0, W = 1 is reserved.

Type
RW-R
RO
Reset value
UNDEFINED_LEGAL
0

Software write

This CSR may store a value that is different from what software attempts to write.

When a software write occurs (e.g., through csrrw), the following determines the written value:

pmp40cfg = if ((CSR[pmpcfg10].pmp40cfg & 0x80) == 0) {
  # entry is not locked
  if (!(((csr_value.pmp40cfg & 0x1) == 0) && ((csr_value.pmp40cfg & 0x2) == 0x2))) {
    # not R = 0, W =1, which is reserved
    if ((PMP_GRANULARITY < 2) ||
        ((csr_value.pmp40cfg & 0x18) != 0x10)) {
      # NA4 is not allowed when PMP granularity is larger than 4 bytes
      return csr_value.pmp40cfg;
    }
  }
}
# fall through: keep old value
return CSR[pmpcfg10].pmp40cfg;

pmp41cfg = if ((CSR[pmpcfg10].pmp41cfg & 0x80) == 0) {
  # entry is not locked
  if (!(((csr_value.pmp41cfg & 0x1) == 0) && ((csr_value.pmp41cfg & 0x2) == 0x2))) {
    # not R = 0, W =1, which is reserved
    if ((PMP_GRANULARITY < 2) ||
        ((csr_value.pmp41cfg & 0x18) != 0x10)) {
      # NA4 is not allowed when PMP granularity is larger than 4 bytes
      return csr_value.pmp41cfg;
    }
  }
}
# fall through: keep old value
return CSR[pmpcfg10].pmp41cfg;

pmp42cfg = if ((CSR[pmpcfg10].pmp42cfg & 0x80) == 0) {
  # entry is not locked
  if (!(((csr_value.pmp42cfg & 0x1) == 0) && ((csr_value.pmp42cfg & 0x2) == 0x2))) {
    # not R = 0, W =1, which is reserved
    if ((PMP_GRANULARITY < 2) ||
        ((csr_value.pmp42cfg & 0x18) != 0x10)) {
      # NA4 is not allowed when PMP granularity is larger than 4 bytes
      return csr_value.pmp42cfg;
    }
  }
}
# fall through: keep old value
return CSR[pmpcfg10].pmp42cfg;

pmp43cfg = if ((CSR[pmpcfg10].pmp43cfg & 0x80) == 0) {
  # entry is not locked
  if (!(((csr_value.pmp43cfg & 0x1) == 0) && ((csr_value.pmp43cfg & 0x2) == 0x2))) {
    # not R = 0, W =1, which is reserved
    if ((PMP_GRANULARITY < 2) ||
        ((csr_value.pmp43cfg & 0x18) != 0x10)) {
      # NA4 is not allowed when PMP granularity is larger than 4 bytes
      return csr_value.pmp43cfg;
    }
  }
}
# fall through: keep old value
return CSR[pmpcfg10].pmp43cfg;

pmp44cfg = if ((CSR[pmpcfg10].pmp44cfg & 0x80) == 0) {
  # entry is not locked
  if (!(((csr_value.pmp44cfg & 0x1) == 0) && ((csr_value.pmp44cfg & 0x2) == 0x2))) {
    # not R = 0, W =1, which is reserved
    if ((PMP_GRANULARITY < 2) ||
        ((csr_value.pmp44cfg & 0x18) != 0x10)) {
      # NA4 is not allowed when PMP granularity is larger than 4 bytes
      return csr_value.pmp44cfg;
    }
  }
}
# fall through: keep old value
return CSR[pmpcfg10].pmp44cfg;

pmp45cfg = if ((CSR[pmpcfg10].pmp45cfg & 0x80) == 0) {
  # entry is not locked
  if (!(((csr_value.pmp45cfg & 0x1) == 0) && ((csr_value.pmp45cfg & 0x2) == 0x2))) {
    # not R = 0, W =1, which is reserved
    if ((PMP_GRANULARITY < 2) ||
        ((csr_value.pmp45cfg & 0x18) != 0x10)) {
      # NA4 is not allowed when PMP granularity is larger than 4 bytes
      return csr_value.pmp45cfg;
    }
  }
}
# fall through: keep old value
return CSR[pmpcfg10].pmp45cfg;

pmp46cfg = if ((CSR[pmpcfg10].pmp46cfg & 0x80) == 0) {
  # entry is not locked
  if (!(((csr_value.pmp46cfg & 0x1) == 0) && ((csr_value.pmp46cfg & 0x2) == 0x2))) {
    # not R = 0, W =1, which is reserved
    if ((PMP_GRANULARITY < 2) ||
        ((csr_value.pmp46cfg & 0x18) != 0x10)) {
      # NA4 is not allowed when PMP granularity is larger than 4 bytes
      return csr_value.pmp46cfg;
    }
  }
}
# fall through: keep old value
return CSR[pmpcfg10].pmp46cfg;

pmp47cfg = if ((CSR[pmpcfg10].pmp47cfg & 0x80) == 0) {
  # entry is not locked
  if (!(((csr_value.pmp47cfg & 0x1) == 0) && ((csr_value.pmp47cfg & 0x2) == 0x2))) {
    # not R = 0, W =1, which is reserved
    if ((PMP_GRANULARITY < 2) ||
        ((csr_value.pmp47cfg & 0x18) != 0x10)) {
      # NA4 is not allowed when PMP granularity is larger than 4 bytes
      return csr_value.pmp47cfg;
    }
  }
}
# fall through: keep old value
return CSR[pmpcfg10].pmp47cfg;