c.fld

Load double-precision

This instruction is defined by:

Encoding

svg

Synopsis

Loads a double precision floating-point value from memory into register rd. It computes an effective address by adding the zero-extended offset, scaled by 8, to the base address in register rs1. It expands to fld rd, offset(rs1).

Access

M

HS

U

VS

VU

Always

Always

Always

Always

Always

Decode Variables

Bits<8> imm = {$encoding[6:5], $encoding[12:10], 3'd0};
Bits<3> rd = $encoding[4:2];
Bits<3> rs1 = $encoding[9:7];

Execution

  • Pruned, XLEN == 64

  • Original

if ((%%LINK%csr_field;misa.C;CSR[misa].C%% == 1'b0)) {
  %%LINK%func;raise;raise%%(ExceptionCode::IllegalInstruction, %%LINK%func;mode;mode%%(), $encoding);
}
XReg virtual_address = X[%%LINK%func;creg2reg;creg2reg%%(rs1)] + imm;
X[%%LINK%func;creg2reg;creg2reg%%(rd)] = %%LINK%func;sext;sext%%(%%LINK%func;read_memory;read_memory%%<64>(virtual_address, $encoding), 64);
if (%%LINK%func;implemented?;implemented?%%(ExtensionName::C) && (%%LINK%csr_field;misa.C;CSR[misa].C%% == 1'b0)) {
  %%LINK%func;raise;raise%%(ExceptionCode::IllegalInstruction, %%LINK%func;mode;mode%%(), $encoding);
}
XReg virtual_address = X[%%LINK%func;creg2reg;creg2reg%%(rs1)] + imm;
X[%%LINK%func;creg2reg;creg2reg%%(rd)] = %%LINK%func;sext;sext%%(%%LINK%func;read_memory;read_memory%%<64>(virtual_address, $encoding), 64);

Exceptions

This instruction may result in the following synchronous exceptions:

  • IllegalInstruction

  • LoadAccessFault

  • LoadPageFault